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Resumen—En este artículo son aplicadas varias técnicas de 
control para un convertidor reductor DC-DC estas son: control 
por modos deslizantes (SMC), PID y promediado de dinámica 
cero (ZAD). El comportamiento en el tiempo para cada 
controlador es mostrado tanto numéricamente como 
experimentalmente. Los resultados de SMC y PID son 
contrastados con la estrategia de control ZAD-FPIC esta última 
es combinada con una reciente técnica de control llama FPIC 
(control por inducción al punto fijo). La estabilidad de SMC es 
garantizada mediante teorema de Lyapunov. El control PID es 
diseñado de forma analítica usando desplazamiento de polos. El 
principal problema en la realización experimental fue la 
velocidad de muestreo y retención de las variables adquiridas del 
sistema, adicionalmente el tiempo de retardo presente en los 
procesos de procesamiento. Desde el punto de vista práctico la 
técnica de control ZAD-FPIC tiene ventajas en comparación con 
PID y SMC cuando se trabaja con muestreo y retención, esas 
ventajas han sido corroboradas experimentalmente. Los 
experimentos han sido probados en sistema RCP (prototipo 
rápido de control) específicamente en una DSP de la compañía 
dSPACE, al final tanto los resultados de la simulación numérica 
y la experimental son muy similares. 
 
Palabras clave—Control por modos delizantes, ZAD-FPIC, 
diseño de control analítico PID, resultados numéricos y 
experimentales, retardo de tiempo, DPWM, convertidor DC-DC 
reductor, análisis de estabilidad por Lyapunov. 
 
Abstract— In this paper the Sliding Mode Control (SMC), PID 
and ZAD (Zero Average Dynamic) strategies are applied to an 
electronic DC-DC power converter. Time behavior for each 
controller is shown for numerical solution and experimental 
realization. The results in SMC and PID are contrasted with a 
ZAD-FPIC controller combined with a recently developed 
strategy named FPIC (Fixed Point Induction Control). Stability 
in SMC is guaranteed by the Lyapunov theorem. The PID 
controller is designed in an analytical way using pole placement. 
The main problem with the physical realization was the sample 
and hold in the variable acquisition system, in addition to time 
delay introduced by the computing process. From a practical 
point of view, the ZAD-FPIC technique has advantages no shown 
by PID and SMC working with sample and hold, these 
advantages have been corroborated experimentally. The designs 
have been tested in an RCP (Rapid Control Prototyping) system 
based on DSP from the dSPACE platform. Both numerical 
performance and experimental performance agree. 
Key Word —Sliding mode control, ZAD-FPIC, PID controller 
analytical design, numerical and experimental results, delay 
time, DPWM, DC-DC buck converter, Lyapunov analysis. 
 
I. INTRODUCTION  
 
Nowadays, digital PWM (DPWM) is increasingly used for 
control electronic power converters. This is because it has, 
because of a number of potential advantages, including: 
programmability, ability to interface with digital systems, a 
potentially faster design process, lower sensitivity to 
parameter variations, reduction or elimination of external 
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passive components, calibration or protection algorithms. 
Likewise the possibility of implementing nonlinear control 
techniques in order to improve dynamic responses has been 
highlighted as a potential advantage of digital control [1], [2], 
[3]. DPWM has enabled practical realizations of high 
frequency digital controllers for dc-dc converters (e.g., [4], 
[5]). In [6] a nonlinear control, which is triggered every T 
period, is presented. 
However, the DPWM also has disadvantages. It is affected by 
two limitations: quantization effects [7], [8], namely the A/D 
converter, and delays in the control loop [9]. These can cause 
undesirable limit-cycle oscillations. In [2] the presence of 
steady-state limit cycles in DPWM converters is discussed, 
and conditions on the control law and the quantization 
resolution for their elimination are suggested. In [1] an 
approach to improve dynamic responses of digitally controlled 
DC-DC converters using no uniform analog-to-digital (A/D) 
quantization of the output voltage error is presented. 
Due to the high cost of Digital Signal Processor (DSP), 
applications are limited to high power applications like motor 
drives and expensive systems. In [3] a diagrammatic method 
to find out a minimum requirement of digital controller with 
considerations on both time sampling and quantization 
resolution dimensions is provided. 
Nowadays, the ZAD control technique has been studied in the 
literature [6, 10, 11, 12]. In particular, in [10] the transition to 
chaos was found through analytical and numerical results, as 
the parameter Ks  varied, on the other hand, the development 
and application of a new control technique FPIC (Fixed Point 
Induction Control) has been shown in [11, 12, 13, 14, 15, 16]. 
This technique allows us to stabilize unstable orbits in a 
simple way. In [16] introduce the load estimator by means of 
LMS, to make ZAD and FPIC control feasible in load 
variation conditions. 
In this paper the Sliding Mode Control (SMC), PID and ZAD 
(Zero Average Dynamic) strategies are applied at a DC-DC 
buck converter. The results in SMC and PID are contrasted 
with a ZAD controller combined with a recently developed 
strategy named FPIC. The designs have been tested in a DSP 
from the dSPACE platform. Both numerical performance and 
experimental performance agree. 
The paper is organized as follows: section 2 describes the 
proposed model. Section 3 describes mathematical 
considerations of the system and the SMC, PID and ZAD-
FPIC strategies. Section 4 is devoted to the results and finally, 
section 5 presents the conclusions.  
 
  
II. PROPOSED MODEL 
 
Figure (1) shows the global system, the software part is fully 
realized in a DSP (DS1104) using Matlab-Simulink and 
executed in real time. The hardware was implemented with 
electronic component and buck power converter with parasitic 
elements is shown in Figure (2). Output voltage regulation 
c oVυ =  can be done with this configuration, fdV  is the 
diode forward voltage, , , ,
s M Med Lr r r r , are the internal 
resistance of the source, the MOSFET, the current sensor and 
the inductor, respectively. 
 
Figure 1. Block diagram of experiment for SMC, PID and ZAD-
FPIC controllers. 
 
 
Figure 2. Buck power converter. 
  
III. MATHEMATICAL 
CONSIDERATIONS 
 
In this section, we present the general tools needed to analyze 
and control the power converter. 
 
A. SYSTEM MODEL.  
 
This system can be expressed in a mathematical way by the 
following set of differential equations: when the switch is ON, 
it is described by equation (1); when the switch is OFF, it is 
described by equation (2). 
1 1 0
1 ( ) 1 (1)
c c L
s M Med L
L c L
i E
RC C C
r r r ri i E
L L L
υ υ
υ
−
= + +
− − + + +
= + +
&
&
                                     
1 1 0
1 ( ) 1 (2)
c c L fd
Med L
L c L fd
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L L L
υ υ
υ
−
= + +
− − + −
= + +
&
&
                                                           
Scientia et Technica Año XXII, Vol. 23, No. 01, marzo de 2018. Universidad Tecnológica de Pereira.                                                                                
 
 
27
The equations (1) and (2) they can be written in this way 
x Ax Bu= +&
 with 1 cx υ=  and 2 Lx i= . The control 
scheme used in this work corresponds to a Centered Pulse 
Width Modulation (CPWM) [13, 14, 16, 19]. The system 
operates as: 
 
 
 
 
1 1
2 2
1 1
if ( / 2)
if ( / 2) ( 1 / 2) (3)
if ( 1 / 2) ( 1)
k
k k
k
A x B kT t k d T
x A x B k d T t k d T
A x B k d T t k T
+ ≤ ≤ +

= + + < < + −
 + + − ≤ ≤ +
&
      Where kd  is the duty cycle, and it is obtained as 
/k kd D T=
, with 200T sµ= is the sampling time and 
kD
 is the duty cycle into range the 0 at 1. 
 
B. SLIDING MODE CONTROL TECHNIQUE 
 
 
The advantages of this control structure lie in the fast dynamic 
response and high robustness with respect to disturbances and 
parameter variations [17]. 
Let 1ref ref
x υ=
 be the reference of output voltage and (4) the 
voltage tracking error. 
1 1 (4)refe x x= −                                                                    
Define state variables 1z e=  and 2z e= & . The cυ  equation 
of the DC buck converter (1) with respect to the states 1z , 2z
is given by  
1 2z z=&
 
2 1 1 2 2 ( ) ( ) (5)z a z a z f t bu t= − − + −&                                                         
Where 1 1/( ) ( ) /( )s M Med La LC r r r r RLC= + + + + , 
2 1/( ) ( ) /s M Med La RC r r r r L= + + + +
, 
1/( )b LC=
 are 
constant values. The linear part of (5) is perturbed by
2 1( ) ref ref reff t a aυ υ υ= + +&& &
, depending on the desired 
output voltage cυ . Since (5) is a second order system, the 
switching function is designed as: 
1 1 (6)s cz z= + &                                                                         
With c being a positive constant. The associated controller is 
defined as: 
0 ( ) (7)u u sign s=                                                                     
Where 0u  is the link voltage. According to these equations, 
the voltage tracking error 1z  decays exponentially after the 
sliding mode occurs in the manifold 1 1 0s cz z= + =& . Where 
constant c  determines the rate of the convergence. The 
system motion in sliding mode is independent of parameters
1a
, 
2a
, 
b
 and disturbances in ( )f t . 
When the output trajectory is not on the sliding surface ( )s t
the controller must drive the output trajectory to the sliding 
mode ( ) 0s t = . The system under this condition is said to be 
on the reaching phase. For this purpose, the Lyapunov 
function is selected as: 
21( ) ( )
2
V t s t=
 
The 
( ) ( ) ( )V t s t s t=& &
 
To enforce the sliding mode, control gain 0u  should be 
selected so that ( ) ( ) 0s t s t <& . 
1 2
2 1 1 2 2
2 1 1 2 2
( ) ( ) ( ) 0
( ) ( ) ( ( ) ( )) 0
( ( )) ( )
s t s t s cz z
s t s t s cz a z a z f t bu t
s cz a z a z f t bsu t
= + <
= − − + − <
− − + <
& & &
&
 
For the control command 0 ( )u u sign s=  
2 1 1 2 2 0
2 1 1 2 2 0
( ( )) ( )
( ( ))
s cz a z a z f t bu s sign s
s cz a z a z f t bu s
− − + <
− − + <
 
Then the link voltaje 0u should satisfy the condition 
0 2 1 1 2 2
1 ( ) (8)u cz a z a z f t
b
> − − +
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For sliding mode to exist. Then, after a finite time interval, the 
system status will reach the sliding manifold ( ) 0s t = . 
Thereafter, the system response depends only on the design 
parameter c . 
 
Figure (3) shows the SMC control simulation diagram on 
Matlab-Simulink, using (6) and (7). In figure lowest part the 
A/D converter is simulated with Zero-Order Hold, 12 bits 
Quantizer and Unit Delay. In 9 bits Quantizer block the 
quantization effect over DPWM generator is considered. 
 
 
Figure 3. Sliding Mode Control simulation. 
 
 
C. PID CONTROLLER.  
 
For the PID controller design, a pole placement method is 
used, It starts with a desired behavior, determined by the 
second order canonical equation, which should match the 
characteristic equation of the closed loop system with PID to 
find the constants Kp , Kd , Ki . 
 
For desired response 0.6ts = ms,  1%Mp = . 
0.8261, 8070.2nζ ω= =
 
Second order canonical equation (desired behavior): 
2
2 22
n
n ns s
ω
ζω ω+ +
 
2
2 2
8070.2
13333.58 8070.2s s+ +
 
With poles on: 
6666.67 4547.9j− ±
 
In the case where the switch is closed, in buck converter 
model (1), we can rewrite the state equation as: 
 
[ ]
1 11 12 1
2 21 22 2 21
1
2
0 (9)
1 0
x a a x
u
x a a x b
x
y
x
       
= +       
       
 
=  
 
&
&
                                                     
 
 
Figure 4 
Closed loop system with unknown parameters. 
 
Where 11 1/a RC= − , 12 1/a C= , 21 1/a L= − , 
22 ( ) /s M Med La r r r r L= − + + +
, 
21 1/b L=
, 
1 cx υ=
, 
2 Lx i=
 and u E= . 
The transfer function using:  
1( )( ) ( )( )
Y sG s C SI A B
U s
−
= = −
                                                            
(10) 
Yields: 
21 12
2
11 22 11 22 12 21
( ) (11)( ) ( )
b aG s
s a a s a a a a
=
− + + −
                                               
In equation (11), the following values will be replaced to find 
the system's response: 
 
40.086 ; 46.27
40 ; 0.6887 (12)
2.473 ; 1.345
s M
Med L
E V C F
R r r
L mH r r
µ= =
= Ω + = Ω
= + = Ω
                                                 
2
8739294.7( ) (13)
1362.6684 9183623.044
G s
s s
=
+ +
                                              
The poles of equation (13) are: 
681.3 2952.9j− ±
 
 
Closed loop with unknown PID constants: when replacing the 
parameters in the transfer function and making a change of 
variables 8739294.7m = , 1362.6684n = , 
9183623.044p =
, you must close the loop with unknown 
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PID as shown in Figure (4). This yields the transfer function 
with the unknowns constants of PID: 
2
3 2( ) (14)( ) ( )
mKds mKps mKiGlc s
s n mKd s p mKp s mKi
+ +
=
+ + + + +
                                       
In the transfer function (14) there are zeroes that must be 
canceled so that the system behavior will be equal to the 
desired transfer function. For this purpose the gain (15) must 
be cascaded with ( )Glc s (14). 
2( )
mKiGf s
mKds mKps mKi
=
+ +
                                                  
(15) 
Then 
3 2( ) (16)( ) ( )T
mKiG s
s n mKd s p mKp s mKi
=
+ + + + +
                                            
Is obtained. 
 
For matching the characteristic equations, the degree of the 
desired second order characteristic equation must be 
increased. This is done by adding a remnant pole so as not to 
affect the desired behavior significantly. 
 
2 2( 35000)( 13333.58 8070.2 ) (17)s s s+ + +                                                          
The coefficients can be calculated by matching the 
denominator of (16) with (17): 
 
8
12
( ) 4833.4 0.00537473
( ) 5.3179*10 59.80029 (18)
( ) 2.2795*10 260831.5848
n mKd Kd
p mKp Kp
mKi Ki
+ =  =
+ =  =
=  =
                                                   
 
Replacing these constants (18) in the closed loop transfer 
function (16), then the simulation is performed with a step 
value of E  volts. Figure (5) shows the block diagram for PID 
control simulation. 
 
Figure 5. PID control simulation. 
 
 
D. ZAD-FPIC CONTROL TECHNIQUE.  
 
 
This control technique was proposed by [6], numerically and 
experimentally tested in [12, 13, 18, 19]. A complete 
discussion on the design of the ZAD-FPIC controller is 
presented in [13, 15, 16]. 
The duty cycle is calculated as follows [13, 19]: 
*
. (19)
1
kd N dd
N
+
=
+
                                                                   
Where kd  is the duty cycle calculated in each iteration and 
*d
 is calculated at the beginning of each period as follows: 
1
*
1
(1 )
(20)
( )
Med L
ref fd
s M
ref fd
r r
x V
Rd T
r r
x E V
R
+ 
+ + 
=  +
 − + +
 
                                                       
The equation (19) incorporates ZAD and FPIC techniques. 
Figure (6)  shows the block diagram for the ZAD-FPIC 
control simulation taking into account load estimator 
presented by [16] p. 4. 
 
 
Figure  6. ZAD-FPIC control simulation. 
 
IV. RESULTS OF THE CONTROLLED 
BUCK CONVERTER WITH THE 
PROPOSAL TECHNIQUES. 
 
In Table (1) the parameters of  buck converter for the three 
controllers are shown, figures (7), (8), (9) and (10)  shows the 
performance of the control techniques for the continuos case. 
The parameters for the PID were calculated in equation (18), 
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but the Ki  and Kd  were changed to 
0.67 130415.7924Ki Ki= = and 
1.2 0.00644967Kd Kd= =
 respectively in order to 
compensate for saturation effects. The SMC parameter c was 
tuned by /(1.3* ) 8558.6109c Kp Kd= =  to get a 
behavior like that of the PID controller. The ZAD-FPIC 
technique was implemented using equation (20) and the  
parameters of Table (1) with Ks=1  and N=1 . Figure (8) 
shows the percentage error obtained by control techniques 
compared. The SMC also has better stability and all 
controllers have lower steady-state error. 
Load variations in the controller is shown in Figures (9), (10). 
The load was changed from R=40Ω to R=10Ω  to 
4t ms=
. Then, in ZAD-FPIC, a load estimator presented by 
[16] is necessary, the best controllers to load changes is the 
SMC and ZAD-FPIC. 
 
TABLE I  
 SYSTEM PARAMETERS 
 
Parameter Description Value 
R
 
Load 
resistance 
40 Ω
 
C
 
Capacitance 46.27 Fµ
 
L
 
Inductance 2.473 mH
 
sr
 
Internal 
resistance of 
the source 
0.3887 Ω
 
Mr
 
MOSFET 
conduction 
resistance 
0.3 Ω
 
Medr
 
Current 
measurement 
resistance 
1.007Ω
 
Lr
 
Internal 
resistance of 
the inductor 
0.338Ω
 
E
 
Input voltage 40.086 V
 
 
CF
 
Switching 
frequency 
5kHz
 
sF
 
Sampling 
frequency 
5kHz
 
 
 
Figure  7. Performance control techniques. 
 
Figure  8. Error obtained by control techniques. 
 
 
Figure (10) shows the duty cycle. The  PID and SMC 
controllers show saturation in the duty cycle most of the time, 
unlike the ZAD-FPIC controller, which leads to more stable 
switching frequency in the ZAD-FPIC technique. 
 
 
Figure 9. Behavior presented with load changes. 
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Figure 10. Duty cycle presented with load changes. 
 
 
Figure (11) shows the numerical simulation including 
experimental limitations. Figures (12), (13), (14) and (15) 
show the experimental results, in this case the following 
limitations are present: quantization effects A/D 12 bits and 
DPWM 9 bits, sampling frequency ( 5kHz ) with 1 delay 
period, switching frequency ( 5kHz ), ZAD-FPIC parameters 
are 
Ks=4
and N=2  and also the given in Table (1), PID 
parameters are 130415.7924Ki = , 0.00644967Kd =  
and  59.80029Kp = , SMC parameter is 
/(1.3* ) 8558.6109c Kp Kd= =
. In discrete time the 
ZAD-FPIC control has better performance, PID and SMC has 
very high steady-state error. 
 
 
 
Figure 11. Numerical simulation with experimental limitations. 
 
 
Figure 12. Experimental performance of controllers. 
 
 
Figure 13. Experimental response for PID controller technique. 
 
 
Figure 14. Experimental response for SMC controller technique. 
 
                                                                                                      Scientia et Technica Año XXII, Vol. 23, No. 01, marzo de 2018. Universidad Tecnológica de Pereira.  
 
 
32
 
Figure 15. Experimental response for ZAD-FPIC-estimator controller 
technique. 
 
 
 
V. CONCLUSIONS 
 
The experimental results showed that the ZAD-FPIC 
techniques are better for the case where exist limitations such 
as: sampling, quantization and delay. For the continuous case 
all the controllers have good performance. When 
programming the controllers ZAD-FPIC is the most 
complicated. For the continuous case with load change, the 
PID controller has more settling time, while the (ZAD-FPIC-
without load estimator) does not regulate the output voltage. 
Through simulations and experiments it was observed that 
ZAD-FPIC controller has fixed switching frequency for the 
steady state case. The SMC and PID controllers work very 
well when devices with high sampling rates. 
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